# System RAM

#### **FEATURES**

- Memory area 352 words of 16 bits
- Address counter and control logic for D.M.A. operation
- Control decoder for CPU data control signals
- Memory map comparator and control logic for additional memory on 14 bit bus
- Current line buffer 20 words of 14 bits
- Drive capability on 16 bit and 14 bit bus for 1 TTL load and 100pf

### **FUNCTIONAL DESCRIPTION**

The RA-3-9600 is a dual port interface and 16 bit wide RAM storage area. The RA-3-9600 contains twenty 14 bit serial data buffer registers with separate bus control signals.

The RA-3-9600 memory is 352 x 16 bit contiguous words from address 512-863 with the graphics descriptors using the first 240 words. The graphics use only the lower 14 bits of each word leaving the two most significant bits available for user storage.

#### **OPERATION DESCRIPTION**

The RA-3-9600 RAM accepts data from the CPU via a 16 bit bi-directional bus which is time multiplexed with address and data. A 3 bit control bus from the CPU is used to provide strobe signals for the on-chip address latch and main memory area.

The RAM has two operating modes:

Mode 1—On decoding an interrupt the RAM is enabled into a bus copy mode. In this mode the RAM copies the lower fourteen bits of the CPU bus onto the graphics bus. The direction of copy is always from the CPU and towards the graphics except during a bus reversal condition. The reversal condition is indicated when the CPU requests a read from an external graphics address on the 14 bit bus. Under this condition the 9600 will turn its 14 bit bus outputs into tri-state and gate the 14 bit bus through to the 16 bit CPU bus.

Mode 2—Is selected when the CPU issues BUSAK command (DMA request). The effect of BÜSAK inside the 9600 is to reset the interrupt synchronizing logic and to switch the address decoder from the CPU address register to the graphics address counter. This counter, which sequences through the 240 words of graphics data, will have been previously set to zero when the interrupt signal was decoded. When the CPU is in the DMA state, the graphics system will prepare to display a new row of twenty characters and to load the 20 buffer registers within the 9600. For the first cycle of DMA after interrupt the graphics address counter will be at zero and the data at that address is passed to the 14 bit output. The action of SR3 will enable the output buffers and drive the 14 bit bus. The twenty shift registers are also loaded at this time. The negative edge of SR3 tri-states the 14 bit output and

PIN CONFIGURATION 40 LEAD DUAL IN LINI			
40 LEAD DUAL IN LINI  DB6 C DB7 C SD8 C DB9 C DB9 C Vcc C Vcc C Vcc C DB9 C SD8 C	Top Vi	40 D SD6 39 D SD5 38 D DB5 37 D DB4 36 D SD4 35 D SD3 34 D DB3 33 D DB2 32 D SD2 31 D V <sub>S</sub> 30 D DB1 29 D SD0	
BC1 C BC2 C BDIR C DB10 C SD10 C SD11 C DB11 C	16 17 18 19	27 DB0 26 DB15 25 DB14 24 DB13 23 DS13 22 DS12 21 DB12	

increments the graphics address counter. The shift registers are also clocked at this time. The SR3 input provides twenty positive pulses to the 9600 and loads the shift register buffers while giving the graphics the first row of characters. At the end of the first DMA cycle, after the CPU interrupt, the graphics address counter will be at value 20. The 9600 operation for the next fifteen lines will be to clock the 20 shift registers and gate the contents onto the 14 bit bus under control of the SR3 input. When the CPU is running and BUSAK is a logic 1, the graphics address counter is not incremented and it stays at the value 20. At the end of the first row of characters, the complete DMA operation is repeated and the address counter will be left at 40. This sequence occurs for the 12 rows of characters until all 240 have been successfully accessed. The operation of SR3, INCREMENT/TRI-STATE signal, is to step the shift register sequentially through each of the twenty characters. If the BUSAK signal is low, i.e., in DMA, it also increments the graphics ADDRESS COUNTER. SR3 disables the 14 bit graphics

At the end of active picture the STIC issues an interrupt request to the CPU. The RA-3-9600 tests for the INTAK\* response from the CPU and uses this signal as an entry control for a copy mode between the two buses. The end of the copy mode is controlled by the first BUSAK negative edge.

\*INTAK, equivalent BC1, BC2, BDIR = '1'

bus during the low period.



RA-3-9600

### **ELECTRICAL CHARACTERISTICS**

### Maximum Ratings\*

Temperature Under Bias	. 0°C to +40°C
Storage Temperature	55°C to +150°C
All Input or Output Voltages with Respect to V <sub>BB</sub>	
V <sub>CC</sub> , V <sub>DD</sub> and V <sub>SS</sub> with Respect to V <sub>BB</sub>	-0.2V to +18.0V

## Standard Conditions (unless otherwise noted)

 $T_A = 0$ °C to +40°C

 $V_{CC} = +4.85V - +5.15V$   $V_{BB} = -3.3V$ 

 $V_{DD} = +11.6V - +12.4V$ 

\*Exceeding these ratings could cause permanent damage to the device. I his is a stress rating only and functional operation of this device at these conditions is not implied-operating ranges are specified in Standard Conditions. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Data labeled "typical" is presented for design guidance only and is not guaranteed.

Characteristic	Sym	Min	Тур	Max	Units	Conditions
DC CHARACTERISTICS						
Clock Inputs						
Clock Input Freq. $\phi2$	-	_	-	-	MHz	1.79545MHz
Input Logic Low	VILC	0	_	0.7	Volts	
Input Logic High	Vinc	24	_	VDD	Volts	
Input Current	IILC	_	-	10	μΑ	$V_{in} = V_{CC}$
Bus Inputs and Control Inputs	1			ĺ		
Input Logic Low	VIL	0	_	0.7	Volts	
Input Logic High	VIH	2.4	_	Vcc	Volta	
Input Currents	IIL	_	_	10	μΑ	$V_{in} = V_{CC}$
Bus Outputs	İ				l	
Output Logic Low	VIL	0	_	0.5	Volts	1 TTL Load
Output Logic High	VoL	2.4	-	Vcc	Voits	+100pF
AC CHARACTERISTICS					}	
Clock Input			l		ns	
Rise & Fall Time	tr, tr	_	_	50	ns	
CPU Bus Timing	1					
Address Set Up Time	tas	300	_		ns 🕽	
Address Hold Time	tao		_	50	ns	
Data Access Time	tda		_	500	ns (	1 TTL Load
Data Hold Time	tdo	_	100	-	ns (	+100pF
Write Data Setup	tws	100	-	_	ns	
Write Data Hold	tas	0	_	_	ns /	
Graphics Bus Timing	ı					
Data Access Time	tga	_	-	150	ns	1 TTL Load
Data Hold Time	tgo	_	100	_	ns	+100pF



